

# DATA SHEET

## **GTL2010**

10-bit GTL processor voltage clamp

Product specification  
Supersedes data of 1999 Apr 05

2000 Aug 30

## 10-bit GTL processor voltage clamp

## GTL2010

## FEATURES

- Direct interface with TTL level
- 6.5Ω ON-state connection between port  $S_n$  and  $D_n$

## DESCRIPTION

The GTL2010 is a high speed 10-bit voltage clamp. The low ON-state resistance of the clamp allows connections to be made with minimal propagation delay.

The device is organized as one 10-bit voltage clamp. When S or D is low, the clamp is in the ON-state and a low resistance connection exists between the S and D ports. When S port and D port are high, the clamp is in the OFF-state and a very high impedance exists between the S and D ports. When port D is high, the voltage on the S port is clamped to the applied reference voltage on the GREF port.

## FUNCTION TABLE

$G_{REF}^1$	$D_{REF}^1$	$S_{REF}^2$	Switch	Driven Input	Output of Driven Input
H	H	0 V	off	X	0 V
H	H	$V_{TT}$	on	H	$V_{TT}$
H	H	$V_{TT}$	on	L	L
L	L	$V_{TT}$	off	X	0 V

H = High voltage level


L = Low voltage level

X = Don't Care

## NOTES:

1.  $G_{REF}$  and  $D_{REF}$  are connected together and tied high through a resistor.
2.  $G_{REF}$  must be at least 1.5 V higher than  $S_{REF}$  for proper switch operation.

## PIN CONFIGURATION



## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
		$T_{amb} = 25^{\circ}\text{C}; GND = 0V$		
$t_{PLH}$	Propagation delay Sn to Dn	$V_{DD1} = 3.3V; V_{DD2} = 2.5V;$ $V_{REF} = 1.5V; \text{unloaded}$	1.5	ns
$C_{OFF}$	Channel capacitance (OFF-state)	$V_S = 1.5V$	7.5	pF

## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
24-Pin Plastic TSSOP Type II	0°C to +85°C	GTL2010 PW	SOT355-1


## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	GND	Ground (0V)
2	$S_{REF}$	Source of reference transistor
3 – 12	$S_n$	Port $S_1$ to Port $S_{10}$
13 – 22	$D_n$	Port $D_1$ to Port $D_{10}$
23	$D_{REF}$	Drain of reference transistor
24	$G_{REF}$	Gate of reference transistor

# 10-bit GTL processor voltage clamp

GTL2010

## CLAMP SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{S\_REF}$	DC source reference voltage		-0.5 to +7.0	V
$V_{D\_REF}$	DC drain reference voltage		-0.5 to +7.0	V
$V_{G\_REF}$	DC gate reference voltage		-0.5 to +7.0	V
$V_{S_n}$	DC voltage Port $S_n$		-0.5 to +7.0	V
$V_{D_n}$	DC voltage Port $D_n$		-0.5 to +7.0	V
$I_{REFK}$	DC reference diode current	$V_I < 0$	-50	mA
$I_{SK}$	DC diode current Port $S_n$	$V_I < 0$	-50	mA
$I_{DK}$	DC diode current Port $D_n$	$V_I < 0$	-50	mA
$I_{MAX}$	DC clamp current per channel	Channel in ON-state	$\pm 35$	mA
$T_{stg}$	Storage temperature range		-65 to +150	$^{\circ}C$

### NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 $^{\circ}C$ .
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			Min	Max	
$V_{S\_REF}$	DC source reference voltage		1.0	4.4	V
$V_{D\_REF}$	DC drain reference voltage		$V_{S\_REF} + 0.6$	5	V
$V_{G\_REF}$	DC gate reference voltage		$V_{S\_REF} + 0.6$	5	V
$V_{S_n}$	DC voltage Port $S_n$ (OFF-state)		$V_{S\_REF}$	5	V
$V_{S_n}$	DC voltage Port $S_n$ (ON-state)		0	0.2	V
$V_{D_n}$	DC voltage Port $D_n$ (OFF-state)		$V_{S\_REF}$	5	V
$V_{D_n}$	DC voltage Port $D_n$ (ON-state)		0	0.4	V
$I_S$	Switch input leakage current (OFF-state) for $S_n$ and $D_n$ I/O	$V_S, V_D = 5V$		15	$\mu A$
$I_I$	$G_{REF}$ input leakage current	$V_G = 5V$		2.5	$\mu A$
$T_{amb}$	Operating ambient temperature range	In free air	0	+85	$^{\circ}C$

# 10-bit GTL processor voltage clamp

GTL2010

## DC CHARACTERISTICS for $V_{DD1} = 3.0$ to $3.6V$ ; $V_{DD2} = 2.36$ to $2.64V$ ; $V_{REF} = 1.365$ to $1.635V$ range

Over recommended operating conditions. Voltage are referenced to GND (ground = 0V). Refer to the Test Circuit diagram.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			$T_{amb} = 0^{\circ}C$ to $+85^{\circ}C$			
			Min	Typ <sup>1</sup>	Max	
$V_{OL}$	LOW level output voltage	$V_S = 0.175V$ ; $I_{CLAMP} = 15.2mA$		260	350	mV

**NOTE:**

1. All typical values are measured at  $V_{DD1} = 3.3V$ ,  $V_{DD2} = 2.5V$ ,  $V_{REF} = 1.5V$  and  $T_{amb} = 25^{\circ}C$ .

## AC CHARACTERISTICS for $V_{DD1} = 3.0$ to $3.6V$ ; $V_{DD2} = 2.36$ to $2.64V$ ; $V_{REF} = 1.365$ to $1.635V$ range


$GND = 0V$ ;  $t_r = t_f \leq 3.0ns$ . Refer to the Test Circuit diagram.

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			$T_{amb} = 0$ to $+85^{\circ}C$			
			MIN	TYP <sup>1</sup>	MAX	
$t_{PLH}^2$	Propagation delay Sn to Dn; Dn to Sn		0.5	1.5	5.5	ns

**NOTES:**


- All typical values are measured at  $V_{DD1} = 3.3V$ ,  $V_{DD2} = 2.5V$ ,  $V_{REF} = 1.5V$  and  $T_{amb} = 25^{\circ}C$ .
- Propagation delay guaranteed by characterization.
- $C_{ON,MAX}$  of 30pF and a  $C_{OFF,MAX}$  of 15pF is guaranteed by design.

### AC WAVEFORMS



Waveform 1. The Input ( $S_n$ ) to Output ( $D_n$ ) Propagation Delays

### TEST CIRCUIT





Waveform 2. Load circuit

# 10-bit GTL processor voltage clamp

# GTL2010

**TSSOP24:** plastic thin shrink small outline package; 24 leads; body width 4.4 mm

**SOT355-1**



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT355-1		MO-153AD				93-06-16 95-02-04

## 10-bit GTL processor voltage clamp

GTL2010

**Data sheet status**

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

**Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088-3409  
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2000  
All rights reserved. Printed in U.S.A.

Date of release: 08-00

Document order number:

9397 750 07462

*Let's make things better.*